



## DEFENSE TECHNICAL INFORMATION CENTER

*Information for the Defense Community*

DTIC® has determined on 

Month	Day	Year
12	04	2008

 that this Technical Document has the Distribution Statement checked below. The current distribution for this document can be found in the DTIC® Technical Report Database.

☒ **DISTRIBUTION STATEMENT A.** Approved for public release; distribution is unlimited.

☐ **© COPYRIGHTED.** U.S. Government or Federal Rights License. All other rights and uses except those permitted by copyright law are reserved by the copyright owner.

☐ **DISTRIBUTION STATEMENT B.** Distribution authorized to U.S. Government agencies only. Other requests for this document shall be referred to controlling office.

☐ **DISTRIBUTION STATEMENT C.** Distribution authorized to U.S. Government Agencies and their contractors. Other requests for this document shall be referred to controlling office.

☐ **DISTRIBUTION STATEMENT D.** Distribution authorized to the Department of Defense and U.S. DoD contractors only. Other requests shall be referred to controlling office.

☐ **DISTRIBUTION STATEMENT E.** Distribution authorized to DoD Components only. Other requests shall be referred to controlling office.

☐ **DISTRIBUTION STATEMENT F.** Further dissemination only as directed by controlling office or higher DoD authority.

*Distribution Statement F is also used when a document does not contain a distribution statement and no distribution statement can be determined.*

☐ **DISTRIBUTION STATEMENT X.** Distribution authorized to U.S. Government Agencies and private individuals or enterprises eligible to obtain export-controlled technical data in accordance with DoDD 5230.25.

Sep 2008

## **S-MMICs: Sub-mm-wave Transistors and Integrated Circuits**

Program Final Report, submitted to

Army Research Lab BAA DAAD19-03-R-0017  
Research area 2.35: RF devices---Dr. Alfred Hung

Submitted by:

Mark Rodwell, Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA, 93016, [rodwell@ece.ucsb.edu](mailto:rodwell@ece.ucsb.edu), 805-893-3244, -3262 fax

### **Table of Contents**


EXECUTIVE SUMMARY.....	2
MOTIVATION / APPLICATION .....	3
TECHNOLOGY STATUS .....	4
TRANSISTOR SCALING LAWS.....	5
256 NM GENERATION.....	6
HBT POWER AMPLIFIER DEVELOPMENT .....	7
DRY-ETCHED EMITTER TECHNOLOGY: 256 NM GENERATION.....	9
SCALED EPITAXY.....	11
CONCLUSIONS.....	12

**20081103013**

**Executive Summary**

Transistor and power amplifier IC technology was developed under UCSB for the DARPA SWIFT program. SWIFT seeks to develop sub-mm-wave transistors and ICs to support 340 GHz-band imaging and radar systems. By program end, HBT power-gain cutoff frequencies were increased to 880 GHz, simultaneous with a ~5 V breakdown voltage. HBT layer structure designs and process flows, and initial 340 GHz power amplifier designs developed at UCSB were transferred to Teledyne Scientific. Teledyne Scientific then fabricated both transistors and ICs under the financial support of a separate DARPA program; results at TSC include a 2 mW power amplifier at 340 GHz.

Device technology development at UCSB included a number of significant accomplishments supporting the future development of sub-mm-wave transistors and integrated circuits, including all-dry-etched processes for reliable formation of ~128 nm feature size transistor emitters and ultra low resistivity contacts for the emitter and base contacts. These several features are critical in enabling transistor bandwidths to extend to the low THz regime.



**Figure 1: SWIFT Program Goals; technology for downlooking UAV radar.**

### Motivation / application

Sub-mm-wave systems in the 340 GHz-1000 GHz frequency range will support short-range to moderate range and high-resolution radar and imaging systems. The candidate system application (Figure 1) is a downlooking radar system for UAVs. The radar is in the form of a linear array arranged perpendicular to the UAV's direction of motion. Imaging of the ground in the direction of UAV motion is by standard aperture synthesis using the Doppler shift, while resolution of the ground in the direction perpendicular to UAV motion is using phased-array techniques. By using very short wavelength (sub-mm-wave radiation at 340 GHz), a round resolution of order 10 cm can be obtained with a ~ 10 meter array baseline (the UAV wingspan) with the UAV flying 1 km above the ground.

From these initial system specifications, and from a signal-noise ratio analysis, a UAV - based ground imaging system will be feasible given transmitter output power of order 50 mW/module (power-combining to be used between modules) and a receiver noise figure of order 5 dB.

In this particular program, a contract to UCSB under DARPA's SWIFT program, UCSB was contracted to develop base electronics technology for the 340 GHz transmitter , and hence the 18 month program goals were to develop a 340 GHz power amplifier with 50 mW output power. To obtain such circuit performance, wideband transistors are required; device development goals under the program therefore consisted of a 500 GHz



$f_t$ , 700 GHz  $f_{max}$  HBT at the 250 nm scaling generation, with a target date of Dec. 31, 2006, and of a 700 GHz  $f_t$ , 1100 GHz  $f_{max}$  HBT at the 125 nm scaling generation, with a target date of Dec. 31, 2007, the phase 1 program end date.

## Technology Status




Figure 2: HBT Performance at Program Start, January 2006




Figure 3: HBT Performance at final program review, September 2008. Note the change in  $f_t$ ,  $f_{\max}$  axes.

Figure 2 and Figure 3 compare the performance of HBTs over the period January 2006 to September 2008. In this period, the HBT  $f_{\max}$  has been increased from 500 to 900 GHz.

### Transistor scaling laws




Figure 4: HBT Scaling Laws

Figure 4 illustrates HBT scaling laws. For each 2:1 increase in device bandwidth the collector layer must be thinned 2:1, the lithographic dimensions reduced 4:1, the current density increased 4:1 and the resistivities of the Ohmic contacts reduced 4:1. In addition to the challenges in developing fabrication processes which permit this rapid reduction in device dimensions, the underlying challenges are in the great difficulties faced in producing very low resistivity contracts, and in the difficulties faced in managing self-heating at such high current densities. Developed from the scaling laws of Figure 4, Figure 5 shows a scaling roadmap for mixed-signal HBTs. For sub-mm-wave HBTs such as needed in the SWIFT program, the scaling roadmap is similar except that collect thicknesses ~1.5:1 larger are employed, as this somewhat increases HBT  $f_{\max}$ , albeit at some sacrifice in digital speed.

## Multi-THz InP HBT Scaling Roadmap



emitter	512	256	128	64	32 nm width
	<u>16</u>	<u>8</u>	<u>4</u>	<u>2</u>	<u>1 <math>\Omega \cdot \mu\text{m}^2</math> access <math>\rho</math></u>
base	300	175	120	60	30 nm contact width,
	<u>20</u>	<u>10</u>	<u>5</u>	<u>2.5</u>	<u>1.25 <math>\Omega \cdot \mu\text{m}^2</math> contact <math>\rho</math></u>
collector	150	106	75	53	37.5 nm thick,
	<u>4.5</u>	<u>9</u>	<u>18</u>	<u>36</u>	<u>72 <math>\text{mA}/\mu\text{m}^2</math> current density</u>
	<u>4.9</u>	<u>4</u>	<u>3.3</u>	<u>2.75</u>	<u><math>\sim 2</math> V. breakdown</u>
$f_t$	370	520	730	1000	1400 GHz
$f_{\text{max}}$	490	850	1300	2000	2800 GHz
power amplifiers	245	430	660	1000	1400 GHz
digital 2:1 divider	150	240	330	480	660 GHz





Figure 5 HBT Scaling Roadmap

### 256 nm generation

## 250 nm scaling generation DHBTs



All features realized by I-line lithography


Emitter contact resistance  $\rho_{c, \text{ex}}$  is  $\sim 5 \Omega \cdot \mu\text{m}^2$

Base  $\rho_c$  is  $< 2 \Omega \cdot \mu\text{m}^2$  as deposited...

Increases to  $\sim 6-7 \Omega \cdot \mu\text{m}^2$  after 60 min, 250°C BCB

Recall, 1/8  $\mu\text{m}$  scaling generation needs  $\leq 5 \Omega \cdot \mu\text{m}^2$  emitter  $\rho_c$

Figure 6: SEM Images of HBTs fabricated under SWIFT; 256 nm scaling generation.



**Figure 7: RF and DC parameters of HBTs at the 256 nm generation.**



During the first 9 months of effort under SWIFT, HBTs were fabricated using standard mesa processes (Figure 6). Junction dimensions were reduced, epitaxial layers were made thinner, and contact resistivities were decreased. The results (Figure 7) included devices at 150 nm collector thickness with 780 GHz  $f_{\max}$  and devices with 60 nm collector thickness showing 660 GHz  $f_r$ .

### HBT power amplifier development

Subsequent to the development of the 780 GHz  $f_{\max}$  HBT at UCSB, power amplifier design was initiated. Mask designs included (Figure 8) versions of up to 60 mW saturated output power. These designs were not successfully fabricated at UCSB. Both IC designs and HBT process flows for the 256 nm scaling generation were therefore transferred from UCSB to Teledyne Scientific and Imaging Inc. (TSC), who subsequently fabricated lower-power versions of the design (Figure 9). An output power of 2 mW was obtained in a single-HBT design.



## UCSB Amplifier Designs



- 8 to 16 finger two-stage design
- 2 finger single-stage design
- Shown with large pad structures used for S-parameter measurements
- Two-stage design yields ~60 mW
- Small signal amp gives 7.2 dB

Figure 8: Mask Layouts of 340 GHz power amplifiers designed at UCSB

## 324 GHz Medium Power Amplifiers in 256 nm HBT

ICs designed by Jon Hacker / Teledyne

Teledyne 256 nm process flow-

Hacker et al, 2008 IEEE MTT-S

~2 mW saturated output power





Figure 9: 2 mW 340 GHz TSC/UCSB power amplifier

## Dry-Etched Emitter Technology: 256 nm generation

### Process Must Change Greatly for 128 / 64 / 32 nm Nodes




Figure 10: Difficulties faced in scaling HBT process flows to 128 nm & below.





Figure 11: Dry-etched emitter process.

As shown in Figure 6, standard mesa and liftoff HBT processes can be used to build devices at 256 nm emitter feature size. At smaller sizes (Figure 10), two major difficulties arise. First, in making the emitter more narrow, emitter etch undercut must be reduced. This requires thinning the emitter, which (in a liftoff process) then requires thinning the base metal. High base metal access resistance then results from such thin metal layers, and the HBT  $f_{\max}$  drops. A second difficulty arises from wet-etching the emitter. While the etch facets of InP allow the lateral etch rate to be low, reducing the lateral undercut on the emitter sides, facet effects result in very rapid undercutting of the emitter ends, particularly for very narrow emitters. For these reasons, wet etched and lifted-off processes were abandoned at the 128 nm generation.



**Figure 12: 128 nm scaling generation HBTs fabricated with dry-etched emitters.**

A very large effort and investment was made under the SWIFT program to produce dry-etch emitter processes (Figure 11). It is necessary to dry etch both the emitter---so as to control etch undercut---and the emitter metal---so as to control the metal profile. A critical difficult in dry-etching the semiconductor is the accumulation of Indium Chloride on the etched surfaces. InCl is non-volatile, and interferes with subsequent processing. The developed processes used blanket-sputtered TiW refractory emitter metal, a metal which will remain stable at high current densities. The TiW metal is patterned by dry-etching. The emitter semiconductor is etched in an ICP-RIE system using Chlorine chemistry, with a combination of substrate heating and Argon sputtering used to drive off the InCl. Initial results of this process (Figure 11) produced HBTs with ~200 nm emitter feature size and 560 GHz  $f_r$  and  $f_{\max}$ . This was the first transistor of any type to have both cutoff frequencies simultaneously exceed 500 GHz.

Very recently, modified versions of the dry-etched emitter process flow have resulted in HBTs with 128 nm junctions and measured 880 GHz  $f_{\max}$  (Figure 12).

## Scaled Epitaxy

# Thinner Grades for Thinner Collectors

## UCSB Standard Grade

InGaAs/InAlAs 18 nm

DHBT 42			
Thickness (nm)	Material	Doping (cm <sup>-3</sup> )	Description
10	In <sub>0.53</sub> Ga <sub>0.47</sub> As	2 · 10 <sup>17</sup> : Si	Setback
18	InGaAs/InAlAs	2 · 10 <sup>17</sup> : Si	Superlattice grade
3	InP	3.4 · 10 <sup>18</sup> : Si	Delta Doping

## Sub-monolayer Grade

InGaAs/InAlAs 10.8 nm

DHBT 41			
Thickness (nm)	Material	Doping (cm <sup>-3</sup> )	Description
5	In <sub>0.53</sub> Ga <sub>0.47</sub> As	2 · 10 <sup>17</sup> : Si	Setback
10.8	InGaAs/InAlAs	2 · 10 <sup>17</sup> : Si	Sub-monolayer grade
3	InP	6.2 · 10 <sup>18</sup> : Si	Delta doping

## Strained In<sub>x</sub>Ga<sub>1-x</sub>As Grade

InGaAs/GaAs 6 nm

DHBT 40			
Thickness (nm)	Material	Doping (cm <sup>-3</sup> )	Description
1	In <sub>0.53</sub> Ga <sub>0.47</sub> As	3 · 10 <sup>17</sup> : Si	Setback
6	InGaAs → GaAs	3 · 10 <sup>17</sup> : Si	Strained grade
4	InP	6.2 · 10 <sup>18</sup> : Si	Delta doping

**Figure 13 Revised collector grade designs for thinner epitaxial layers.**

As collector layers are thinned for increased ( $f_r$ ,  $f_{\max}$ ) as per the scaling roadmap (Figure 5), the collector grade design must be revised (made thinner) so as to maintain the collector breakdown field. Revised collector designs with thinner grade layers were developed (Figure 13); these increased the measured low-current breakdown voltage by approximately 0.5 V (Figure 14). These layer designs were incorporated into the 560 GHz  $f_r$ , 560 GHz  $f_{\max}$  result of Figure 11






Figure 14: Measured improvement in breakdown voltage with thinned grade layers.

## Conclusions

In the course of the SWIFT program HBT power gain cutoff frequencies were increased from 500 GHz to 880 GHz. This was accomplished by scaling the HBT from 500 nm feature size through 128 nm feature size, and demanded concurrent improvement in HBT process flows, low resistance emitter and base contacts, and revised epitaxial layer designs with thinner collector layers and thinner collector-base grades. Fundamental changes to the process flow were required in transitioning from the 256 nm to the 128 nm nodes, with the elimination of traditional liftoff and wet-etch processes and their replacement by blanket metal deposition (sputtering) and dry-etch processes, and the use of dielectric sidewalls to separate device electrodes. Development of these central process technologies was a major investment at UCSB made under support of the SWIFT program, and will enable further progress of HBT development to the sub-128-nm generations with associated multi-THz cutoff frequencies.